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Abstract – This paper presents an intuitive and 
simple-to-implement control scheme to improve the 
performance of three-phase boost-type PWM rectifiers under 
harmonic and unbalanced input conditions. Unlike most other 
control strategies, the proposed method does not need to extract 
either the harmonic or the negative-sequence components in the 
supply voltages and currents. A near-synchronous reference 
frame is used to determine the positive-sequence 
fundamental-frequency component in the input voltages. 
Utilizing only the extracted component, the dc-link voltage 
control and power factor control are implemented 
independently to determine the phase angle and magnitude of 
the PWM reference voltage. The commanded rectifier voltage 
adjustments are superimposed upon the grid voltages in such a 
way that the distortions (both harmonic and negative sequence 
components) are effectively cancelled. By employing a 
near-synchronous reference frame, no line-synchronization 
algorithm or hardware PLL is needed, so very little 
computational effort is required for its implementation. 
Simulation results show that the proposed method performs 
very well under extreme harmonic and unbalanced conditions 
such as when one or even two phases of the grid voltages are 
zero. In order to further verify its effectiveness, a laboratory 




Three-phase PWM active rectifiers have received 
significant attention in recent years due to their superiority 
over the traditional line-side diode or phase-controlled 
thyristor rectifiers. Their advantages include low distortion 
line currents, unity power factor, and bi-directional power 
flow capability.  
Since harmonics and unbalanced conditions are not 
uncommon in power distribution networks, the behaviour of 
PWM rectifiers under these non-ideal conditions draws 
particular attention. On the one hand, the rectifier must be 
able to operate normally under various supply conditions. 
According to recommended harmonic standard IEEE 519, 
these conditions include maximum allowable 5% supply 
voltage harmonics, ±10% supply voltage sags/swells, up to 
10% supply voltage unbalance, etc. On the other hand, the 
rectifier itself must meet the harmonic standard and should 
not inject harmonic currents into the distribution system, 
even in the presence of non-ideal supply voltages. 
Harmonics in distribution systems are mainly caused by 
nonlinear loads, while unbalance may arise under severe fault 
conditions in the system where both line impedance and 
voltages could become unsymmetrical. Voltage distortion 
due to current harmonics is becoming a major issue for 
distribution networks. Elimination of the effects of these 
non-ideal conditions using passive filters proved to be very 
costly in terms of size, weight, and maintenance. So the best 
strategy is to design the rectifier controller such that rectifier 
operation is immune to these conditions. If the controller is 
only designed to operate under ideal supply voltages, 
harmonic components in the supply voltages may degrade 
the rectifier performance and result in harmonic currents, 
even if the controller can keep the output dc voltage constant. 
The effects of input unbalance on rectifier operations were 
studied in detail in [1], which concludes that unbalanced 
input voltages or impedances can result in the appearance of 
even harmonics at the dc output and odd harmonics in the 
input currents. 
Numerous papers [2-6] have dealt with the issue of PWM 
boost-type rectifier operations under harmonic and/or 
unbalanced input conditions. However, many of them tried to 
extract the harmonic or negative sequence components with 
complex algorithms. In [2], a feed-forward control method 
was proposed based on sequence component analysis, which 
adds negative sequence component to the commanded 
reference currents to eliminate second harmonic in the dc 
output voltage. Unfortunately, power factor cannot be 
adjusted when unbalance is present. In [3], a novel control 
method was used for rectifier operation under unbalanced 
input voltages and unequal line impedances. The method 
does not require the use of synchronous reference 
transformation, but the computational effort gain is marginal 
considering its high-order current regulator. 
This paper presents a control scheme that cancels 
simultaneously both harmonic and unbalance components in 
the supply voltages. It features decoupled dc voltage and 
power factor control. A predictive delay compensator is used 
to further improve its performance. The method is simple to 
implement and straightforward to analyze, and it can perform 
very well even under extreme non-ideal conditions. 
 
 
Fig.1. PWM Boost-type rectifier topology. 
 
II. DECOUPLED RECTIFIER CONTROL UNDER 
BALANCED CONDITIONS 
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Fig. 1 shows the schematic of a three-phase three-wire 
PWM boost-type rectifier. The three rectifier switch arms are 
connected to the grid network via a three-phase boost 
inductor L. Under balanced conditions and without 
harmonics, the grid voltage v
s
 and the rectifier average 
voltage v
r





, and a phase angle difference 
srr vv ∠−∠=φ . It is shown that the power transferred from 













φφ  (1) 
where X is the reactance of the boost inductor and the 
inductor resistance is assumed to be negligible. 
Obviously there is a nonlinear relationship between power 
and the rectifier voltage. However, φ
r
 generally is small and 
the voltage magnitude V
r
 is close to V
s
. Thus it follows that 
real power is mainly determined by the phase angle φ
r
, while 
reactive power can be effectively adjusted by changing the 
commanded rectifier voltage magnitude V
r
. Based on this 
observation, a decoupled control of real and reactive power is 
developed, where the phase angle and magnitude of 
commanded rectifier voltage are controlled independently. 
 
A. DC Voltage Control 
 
To develop the dc voltage control model, assume that the 
dc load resistance is R and the dc-link capacitance is C. The 
energy stored in the capacitor is 2/2dcC CVE = , so the 








== . (2) 





= . (3) 
If switching device losses are assumed to be negligible 
compared to the power consumed by the load, the ac-side 
active power equals to the dc-side power. Let 2dcV  be the 
output Y and sin(φ
r




















=== φ , (4) 
which shows that appropriate choice of input/output variables 
gives a linear first-order system model. For such a system, a 
controller H(s) can be readily designed to meet stability and 
transient specifications. It should be noted that since the pole 
location of the system varies for different loads, the 
controller should be robust enough to give desired 





Fig. 2. Decoupled rectifier control scheme 
 
B. Power Factor Control 
 
The power factor of the rectifier is controlled via the 
regulation of the reactive power. From (1) it can be seen that 




 tends to decrease the reactive 
power into the rectifier, while decreasing V
r
  would increase 
the reactive power. A PI controller is used to keep the 
reactive power at a desired level Q*. 
The complete decoupled control diagram is shown in Fig. 






, together with the phase 
angle of v
s
, can be sent directly to a PWM modulator to 
produce the appropriate switching signals. This control 
method is advantageous in that the switching frequency is 
constant and no additional current regulation loop is 
necessary. Unity power factor can be achieved by setting the 
reference reactive power Q* to zero. Actually, the method 
offers controllable power factor which is a desirable feature 
for certain power system applications. 
 
III. RECTIFIER CONTROL UNDER HARMONIC 
AND UNBALANCED CONDITIONS 
 
A. Harmonics and Unbalance in q-d Reference Frame 
 
To better explain the operation of PWM boost-type 
rectifiers under harmonic and unbalanced conditions, it is 
appropriate to transform three-phase quantities into the 
synchronous q-d reference frame. Here it is assumed that the 
fundamental frequency of the grid voltage is f0. The source 
voltage v
s 
consists of four types of components. After the 




 becomes dc in the synchronous reference 




becomes a signal with twice the fundamental frequency, i.e. 
2f0. All non-zero-sequence harmonics Vsh would have a shift 
in their frequency by either f0 or –f0, depending on their phase 
sequences. The zero-sequence components V
s
0
 are not 
changed by the transformation. However, for a three-wire 
system there is no current path for zero-sequence 
components, so their presence does not affect the rectifier 
operation. It has been shown in [3] that the zero-sequence 






Harmonic and unbalance components in the synchronous q-d reference 
frame. 
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 abc qd 
Frequency Sequence Frequency 
f0 + dc 
f0 – 2 f0 
5 f0 + 4 f0 
5 f0 – 6 f0 
7 f0 + 6 f0 
7 f0 – 8 f0 
11 f0 + 10 f0 
11 f0 – 12 f0 
13 f0 + 12 f0 
13 f0 – 14 f0 
 
Common harmonics in distribution systems include 5th, 7th, 
11th, 13th, and so on. Under three-phase balanced conditions, 
5th and 11th harmonics are negative sequence, so they would 
appear in the synchronous reference frame as 6th and 12th 
harmonics, respectively. Since 7th and 13th harmonics are 
positive sequence, they also appear as 6th  and 12th harmonics 
in the synchronous reference frame. If the system is 
unbalanced, it is possible that there exist positive-sequence 
5th harmonic and negative-sequence 7th harmonic, and they 
would be transformed to 4th and 8th harmonics in the 
synchronous reference frame. Table I summarizes the 
transformation for different harmonics. 
 
B. Extraction of Fundamental Component 
 
The proposed methodology ensures that only the 
fundamental positive-sequence component V
s
+
 in the source 
voltage is used for power transfer between the grid and the 
rectifier. All other components are not supposed to deliver 




 becomes dc quantities in both q and d axes, they can be 
readily extracted using a low-pass filter. The cut-off 
frequency of the filter can be designed to be several hertz or 
even lower. Since the lowest possible harmonic frequency in 
q-d is 2f0, even a simple single-pole low-pass filter would 
provide significant attenuation for both negative-sequence 
and harmonic components. Hence, only V
s
+
 is extracted after 
the filtering. However, the cut-off frequency should also be 
high enough to avoid a slow transient response of the 
controller. 
The decoupled rectifier control described in the last section 








 in q and d axes, 
respectively, as shown in the vector diagram in Fig. 3. Its 













v1tanθ . (5) 
 
 
Fig. 3.  Source and rectifier voltage vector diagram. 
 
Then with the reference phase angle φ
r
*




obtained from the decoupled control, the phase angle of the 
desired rectifier voltage can be determined as *rsr φθθ += , 






















C. Harmonic and Unbalance Cancellation 
 




 can be inverse 
transformed into the abc frame and directly used for PWM 
modulation. However, since harmonics and/or unbalance 
may be present in the source voltage, an extra step is 






























, which are the three-phase 








*) are obtained by adding 























Since the voltages at the two terminals of the boost 
inductor contain exactly the same harmonic and unbalanced 
components, ideally they would cancel each other and do not 
produce any harmonic current in the inductor. 
 
IV. DELAY COMPENSATION  
WITH PREDICTIVE CONTROL 
 
When the rectifier is implemented with a digital controller 
such as a DSP, inevitable time delay is introduced. Part of the 
1818
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 delay is due to A/D conversion and calculations, therefore 
faster processor and shorter control time period can reduce 
the amount of time. Another phenomenon that contributes to 
the time delay is PWM averaging. For a given reference 
voltage V* at time t, it takes a switching period T
sw
 to generate 
a PWM waveform V that has an average value equal to V*. 
The averaged voltage is equivalent to a constant voltage V* 
centered at time t + T
sw
/2. 
As an example, suppose the control period and switching 
period are synchronized with a frequency f
sw
 = 20 kHz, as 
shown in Fig. 4. At t = 0, A/D converter starts sampling and 
converting the measured signals. When all the data is ready, 
the DSP performs calculations to determine the desired 
rectifier voltage. Note that this voltage is based on 
measurement taken at time t = 0, but it can only be generated 
during the next switching period, i.e. from t = 50 µs to t = 
100 µs. The effective voltage is actually centered at t = 75 µs, 
so there is a time delay of Td = 75 µs. 
This time delay may result in deviations of the actual 
averaged PWM voltage from the ideal reference voltage, 
especially for applications with relatively slow 
micro-processor or low switching frequency. A discussion of 
effects of computational time delay on PWM power 




Fig. 4. Time delay due to computation and PWM. 
 
A. Effects of Time Delay on Power Control 
 
A time delay between the reference voltage and the actual 
averaged PWM voltage can be represented by a phase angle 
change ∆φ
r
. Equation (1) indicates that an increase in the 
phase angle difference φ
r
 would result in more active power 
transfer. However, due to the use of feedback control, the 




effectively compensates the time delay. Therefore, 
computational delay can be automatically compensated for 
dc voltage and power factor control. 
 
B. Effects of Time Delay on Harmonic Cancellation 
 
The harmonics and unbalance in the source voltages can 
only be cancelled when the rectifier generates exactly the 
same components as those in the source. A time delay in the 
generation of rectifier voltage thus results in differences 
between the harmonic components in the source and the 
rectifier. For higher control and switching frequency, the 
differences are small and the cancellation, although not exact, 
still gives satisfactory performance. The lower the 
control/switching frequency is, the larger the differences are 
and the cancellation performance would degrade. In addition, 
the time delay has a larger impact on high frequency 
harmonics because the same amount of time means larger 
phase lag for higher frequencies. 
 
C. Predictive Delay Compensation 
 
To improve the performance of the harmonic/unbalance 
cancellation control, a predictive method was chosen to 
compensate the effects of time delay. In a DSP 
implementation, the source voltage is generally sampled at 
the beginning of every control period. After the measured 
voltages are converted to digital values, quadratic 
extrapolation is performed to predict the voltage values at 
time t + Td, where Td is the time delay. This requires two 
history voltage data points to be stored. 
Assume the measured voltages are v1, v2, and v3 at time t1, t2, 





































Let t3 = t, then the previous two data points are sampled at 





Tk = , (10) 
then swd kTtTtt +=+=4 . It can be derived from (9) 



















Generally the time delay due to computation and PWM is 
constant and can be pre-determined based on the control and 
switching frequency, therefore the three coefficients K1, K2 
and K3 in (12) can be calculated beforehand and used as 
constants in the control program. 
The predicted supply voltages asasas vvv ˆ,ˆ,ˆ are then used in 
(8) in the place of asasas vvv ,,  to produce the reference 
voltages for PWM modulation.  
 
V. CONTROL IMPLEMENTATION 
 
One concern which may arise is how to obtain the 
synchronous angle for reference frame transformation. The 
most common procedures include using a phase-lock-loop 
(PLL) circuit or a line-synchronization algorithm. The first 
approach obviously adds to system cost, while the second 
one consumes computational power. In addition, it can be 
very difficult to extract phase information from distorted 
1819
Authorized licensed use limited to: University of Missouri. Downloaded on January 27, 2009 at 10:44 from IEEE Xplore.  Restrictions apply.
 source voltages. 
A close examination of the proposed control method 
indicates that the reference frame does not have to be 
obtained from the source voltage measurements. First, as 
shown in Fig. 3, the q-axis of the reference frame used does 
not have to be aligned with the source voltage vector. 
Moreover, even the frequency of the reference frame need 
not to be exactly the same as the system frequency, as long as 
they are close enough. For example, if there is a 0.1 Hz 





become ac quantities with a frequency of 0.1 Hz. However, 
this is not a problem if the cut-off frequency of the low-pass 
filter is much higher than 0.1 Hz, say 5 Hz, which still 
provides sufficient attenuation for the harmonic and 
negative-sequence components. Considering that the normal 
frequency variation of most commercial power systems is 
about ±0.5%, a natural choice of the reference frame is one 
that has the rated system frequency f0 and an arbitrary initial 
angle, which greatly simplifies the implementation. 
 
Another issue is the measurement of source voltages. 
Generally two voltage sensors are used to measure 
instantaneous line-to-line voltages v
ab and vbc, while the 
proposed method requires the use of line-to-neutral voltages 
v
as
, vbs, and vcs. If the source voltage is distorted, it is not 
possible to determine the true v
as
, vbs, and vcs from the 
line-to-line voltage measurements. However, since 
zero-sequence components have no effect on the rectifier 
operation, they can be removed and a unique set of voltages 

























These voltages contain all the information of the actual 
line-to-neutral voltages except the zero-sequence 
components, and thus are suitable for the transformation and 





Fig. 5. Complete control block diagram. 
 
 
VI. SIMULATION RESULTS 
 
Simulation results are shown in Figs. 6-8 to confirm the 
proposed control methodology. To verify the effectiveness of 
the predictive time delay compensation method, the rectifier 
is operated under a relatively small amount of distortions, 
where the magnitude of a-phase voltage is 10% higher than 
its nominal value, and the source voltages contain 5th (6%) 
and 7th (1%) harmonics.  
In the first simulation as shown in Fig. 6, the time delay 
compensation is not used. The switching frequency is set to 
20 kHz and the time delay is around 75 = µs. For 
fundamental frequency negative-sequence components, the 
delay would cause a phase shift of 1.6°; while for the 7th 
harmonic, the same delay would introduce a phase shift of 
11.3°. As can be seen, the three-phase currents are balanced 
and the dc voltage contains very little second harmonic, 
which means that the cancellation control method works very 
well in eliminating the unbalance components. However, it 
can be seen that the time delay results in some harmonic 
currents, especially for harmonics of higher frequencies, 
The simulation results with time delay compensation are 
shown in Fig. 7. Obviously the harmonic contents in the 
three-phase currents are much less than those for the case 
without delay compensation. 
To further illustrate the effectiveness of the proposed 
control methodology, the rectifier is tested under conditions 
where highly unbalanced voltages are present with very large 
amount of harmonics. 
For extreme condition test, the a-phase voltage magnitude 
is set to 0, and there is a significant amount of harmonics 
(20% for 5th, 10% for 7th, 4% for 11th, and 1% for 13th). The 
results are shown in Fig. 8. It can be seen that the input 
voltages are highly distorted. The results in Fig. 8 show that 
the residue harmonic currents are very low even under severe 
conditions. It should be noted that because the currents are 
balanced while the source voltages are not, a 120-Hz real 
power component exists and causes the ripple in the dc 
voltage. 
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Fig. 7. Operation under small distortions with delay compensation. 
 




A novel control method for three-phase voltage source 
rectifiers under harmonic and unbalanced conditions is 
proposed. The method has the following features: 
• Decoupled dc voltage and power factor control with 
fixed switching frequency 
• Both harmonics and unbalanced input conditions can be 
cancelled at the same time. 
• No line synchronization or PLL is needed for reference 
frame transformation. Instead, a near-synchronous 
reference frame is used. 
• A predictive method is used to compensate for delay 
caused by A/D and DSP computations. 
• The control method gives satisfactory performance even 
under extreme harmonic and unbalanced conditions. 
Simulation results show that the proposed control 
methodology can effectively eliminate harmonics in the line 
currents and dc output voltage due to harmonic and 
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